|
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index] RE: iSCSI Data Integrity - Digests> I am not sure I understand the difficulty imposed by adler32 with respect to > hardware. Optimal assembly code looks different with about three > instructions per byte. I believe the concern is about how fast a hot-rodded ASIC can go. The arithmetic involved in CRCs doesn't have to cope with carry/borrow propagation in contrast to the arithmetic involved in the Adler-32 modulus. --David --------------------------------------------------- David L. Black, Senior Technologist EMC Corporation, 42 South St., Hopkinton, MA 01748 +1 (508) 435-1000 x75140 FAX: +1 (508) 497-8500 black_david@emc.com Mobile: +1 (978) 394-7754 ---------------------------------------------------
Home Last updated: Tue Sep 04 01:05:36 2001 6315 messages in chronological order |